

Power Efficient Dual Edge-Triggered Storage Design

Imran Ahmed Khan^{#1}, Mashhood Hasan^{*2}

^{#1}Department of Electronics & Communication Engineering, GCET, AKTU, Lucknow, India
¹imran.vlsi@gmail.com

^{*2}Department of Electrical Engineering, GCET, AKTU, Lucknow, India
²mirmashhood2010@gmail.com

Abstract— In this work, four conventional most commonly referred master slave dual-edge-triggered storage designs are analyzed. The power efficient master slave dual-edge-triggered storage design is also proposed. A detailed comparison of the existing and proposed designs is presented in this work. All simulations are performed on TSpice using BSIM models in 130 nm process node. The simulation results show that the proposed design has the least power consumption for all data patterns, all supply voltages and all clock frequencies among all the discussed designs and has up to 97.41% lesser power consumption than existing designs. The proposed design has lesser PDP than all existing designs and has up to 97.63% improvement in PDP. The design has improvements in terms of power dissipation and PDP with reduced silicon area. The proposed design is suitable for low power applications of all data patterns and is also suitable for low area applications.

Keyword - Edge triggered, Pass Transistor, Parasitic capacitance, propagation delay, clocked transistor

I. INTRODUCTION

The rapid scaling of silicon technology has enabled designers to integrate millions and even billions of transistors into a single chip. However, while the performance increases due to scaling, the power density increases substantially every generation due to higher integration density. So, the need for power-efficient design techniques has grown considerably [1]-[3]. The latest advances in mobile battery-powered devices have set new goals in digital VLSI design. These devices require high speed and low power consumption. So, the low power design is must for the applications operated by batteries such as pocket calculators, wrist watches, mobile phones, laptops etc. It is important to prolong the battery life as much as possible [4]-[8]. High power dissipation of a SoC will not only increase its system costs but also affect the product lifetime and reliability. Minimizing power dissipation increases lifetime and reliability of the circuit [9].

Voltage scaling is the most effective way to decrease power consumption, since power is proportional to the square of the supply voltage. However, voltage scaling is associated with threshold voltage scaling which can cause the leakage power to increase exponentially [10]. By using dual-edge triggered flip-flops (DETFFs), the clock frequency can be significantly reduced-ideally, cut in half-while preserving the rate of data processing [11]. In many digital VLSI designs, the clock system that includes clock distribution network and flip-flops is one of the highest power consuming components and accounts for 30% to 60% of the total system power, out of which 90% is consumed by the flip-flops and the last branches of the clock distribution network that are driving the flip-flops [12]. So using lower clock frequency may translate into considerable power savings.

Flip-flops thus contribute a significant portion of the chip area and power consumption to the overall system design. Therefore, it is imperative to carefully design flip-flops for minimum power, area, delay and maximum reliability. Several flip-flop designs have been proposed for power reduction in past. Some of these designs require a large number of transistors for implementation, resulting in a large area, not necessarily suitable for small, low-priced systems. In this work, the existing flip-flop architectures have been extensively studied and new low power and low transistor count double edge triggered flip-flop has been proposed.

This paper is organized into six sections. Section II reviews previous designs of DETFFs. The proposed power efficient DET flip-flop is discussed in Section III. Section IV shows the simulation conditions. Section V presents the results and comparison of existing and proposed flip-flops. The conclusion is given in the last section.

II. EXISTING DUAL EDGE TRIGGERED STORAGE DESIGNS

Several DET flip-flops have been described by replicating the latch elements of a SET flip-flop and multiplexing the output. The Double edge triggered flip-flop shown in figure 1 was proposed by R. Hossain [13]. The structure is based on master-slave pattern. It has two data paths, an upper data path and a lower data path. The upper data path consists of MN1, INV2 and MN3; the lower data path consists of MN2, INV4 and MN4. The input data is in connection with MN1 and MN2 and output is taken from INV5 whose input in turn connected with MN3 and MN4. Each data path have loop within itself for retaining charge levels functionally static. The feedback path in each loop includes an inverter and a PMOS which is switched by clock. The loops

are isolated from each other. When the clock pulse changes from low to high upper loop holds data and lower loop samples the data. But when clock pulse changes from high to low the upper loop switches to sample data and lower loops holds the data.

The Double edge triggered flip-flop shown in figure 2 was proposed by G.M. Blair [14]. The structure is based on master-slave pattern. It has two data paths, an upper data path and a lower data path. The upper data path consists of transmission gates TG1 and TG3 and inverter INV2; the lower data path consists of transmission gates TG2, TG4 and inverter INV4. The input data is in connection with transmission gates TG1 and TG2 and output is taken from inverter INV5 whose input in turn connected with the output of transmission gates TG3 and TG4. The Transmission gates used in both the data paths are clocked such that upper data path works as negative edge triggered flip-flop and lower data path works as positive edge triggered flip-flop. Each data path have loop within itself for retaining charge levels functionally static. The feedback path in each loop includes an inverter and transmission gate.




Figure 1: DET Flip-Flop proposed by R. Hossain (DETFHossain)




Figure 2: DET Flip-Flop proposed by G.M. Blair (DETFHBlair)

The Double Edge-Triggered Flip-Flop, shown in figure 3, was proposed by Imran A. Khan [15]. The structure is based on master-slave pattern. It has two data paths, an upper data path and a lower data path. The upper data path consists of TG1, INV1 and TG2; the lower data path consists of TG3, INV3 and TG4. The input data is in connection with TG1 and TG3 and output is taken from INV5 whose input in turn connected with the output of TG2 and TG4. The Transmission gates used in both the data paths are clocked such that upper data path works as positive edge triggered flip-flop and lower data path works as negative edge triggered flip-flop. Each data path have loop within itself for retaining charge levels functionally static. The feedback path in each loop includes an inverter and pass transistor P1 in upper data path loop and P2 in lower data path loop. It is identical to double edge triggered flip-flop proposed by G.M. Blair (shown in figure 2) except feedback. The feedback transmission gates of this flip-flop are not on critical paths, so in the flip-flop feedback transmission gates are replaced with pass transistors. This improved the power efficiency of the flip flop.




Figure 3: Double Edge-Triggered flip-flop proposed by Imran A. Khan (DETF_{Imran})

The DET flip-flop shown in figure 4 was proposed by M. Pedram [16]. In this flip-flop the input data controls the passing of the clock signals in the feedback path of both data paths used in the circuit. If clock = 1, TG1 turns on, when D = 0, Node X discharges to 0 and Node Y switches to 1 due to this MN1 turns on. As a result, TG1 and MN1 attempt to write 0 and 1 (two different voltages) simultaneously onto Node X. This voltage conflict is present until the clock = 0. So this structure allows large current to flow at the input. Similarly in other cases power consumption is increased. Another problem with this circuit is reduction of noise margin. The degraded voltage level at Node X also causes a direct path current in the following inverters. This increases power consumption.




Figure 4: DET Flip-Flop proposed by M. Pedram (DETF_{Pedram})

III. PROPOSED DESIGN OF POWER EFFICIENT DUAL EDGE TRIGGERED FLIP-FLOP

A new master-slave Dual edge-triggered flip-flop is proposed in the paper. This design is shown in figure 5. Similar to the existing flip-flops, it has two data paths, an upper data path and a lower data path. The upper data path consists of transmission gate (TG1), an inverter (INV1) and another transmission gate (TG3); the lower data path consists of transmission gate (TG2), inverter (INV2) and another transmission gate (TG4). The input data is in connection with the transmission gates TG1 and TG2, the output is taken from inverter INV3 whose input in turn connected with the output of transmission gates TG3 and TG4. The transmission gates used in both the data paths are clocked such that upper data path works as negative edge triggered flip-flop and lower data path works as positive edge triggered flip-flop. The pass transistor P1 and inverter INV4 are used to provide feedback and to make this double edge-triggered flip-flop static in nature.




Figure 5: Proposed Power Efficient Double Edge-Triggered Flip-Flop (PEDETF)

The proposed Power Efficient Double Edge-Triggered Flip-Flop (PEDETF) is identical to double edge triggered flip-flop proposed by G.M. Blair (shown in figure 2) except two things. First is feedback, the double edge triggered flip-flop proposed by G.M. Blair uses an inverter and the transmission gate to provide feedback, while in the proposed design, an inverter with a PMOS is used to provide feedback. This PMOS is grounded; so this transistor is permanently ON to reduce the switched capacitance. Thus there is no clocked transistor in feedback path of the proposed double edge triggered flip-flop. While in the double edge triggered flip-flop proposed by G.M. Blair, there are two transistors (a transmission gate) in feedback of each data path (total four clocked transistors). The power consumption is directly related to the number of clocked transistors. Generally clock has the highest switching activity, so the reduction in number of clocked transistors results in the reduction of power consumption. In the proposed flip-flop, there are only eight clocked transistors. While in the flip-flop proposed by G.M. Blair, there are twelve clocked transistors. Hence four clocked transistors are reduced in the proposed flip-flop to reduce the power consumption.

The second difference between the proposed flip-flop and $DETFF_{Blair}$ is that the feedback paths of upper data path and lower data path are combined in the proposed flip-flop. This decreases the total parasitic capacitance at the internal flip-flop nodes, leading to lower dynamic power dissipation and increased performance. This also results in total chip area reduction due to decreased transistor count. So, the proposed DETFF provides significant die area (wafer cost) savings. The main features of the proposed flip-flop are reduced device count and decreased parasitic capacitances which results in short latency, low power consumption and improved power-delay product.

IV. SIMULATION CONDITIONS

The simulations are performed on TSpice using BSIM 3v3 level 53 models in 130 nm process node. Table I shows the simulation parameters used for comparison. The supply voltage is varied from 1.2V to 2V. The clock frequency is varied from 100MHz to 1GHz. Under nominal condition, a 16-cycle sequence (1111010110010000) with an activity factor of 50% is supplied at the input. But the dynamic power depends on switching activities at various nodes of the circuit. It varies with different data rates and circuit topologies. Hence to obtain a fair idea of power dissipation for a circuit topology, different data patterns should be applied with different activity rates [16]-[18]. So in simulations, following six different data sequences have been adopted to compare the power consumption of flip-flop structures discussed in this paper:

- i) 1111111111111111
- ii) 0000000000000000
- iii) 1111010110010000
- iv) 1100110011001100
- v) 1010101010101010
- vi) 0100000000000000

Table I: CMOS Simulation parameter

Particulars	Value	Particulars	Value
CMOS Technology	130 nm	Temperature	25° C
Min. Gate Width	0.26 μ m	Duty Cycle	50 %
Max. Gate Width	1.04 μ m	Sequence Length	16 Data Cycles
MOSFET Model	BSIM 3v3 level 53	Nominal Clock Frequency	400MHz
Rise Time of Clock & Data	100 ps	Nominal Supply Voltage	1.6V
Fall Time of Clock & Data	100 ps	Nominal Data Sequence	1111010110010000

Power increases on optimizing a circuit for delay and vice versa. The designs have been simulated to attain minimum power consumption. For fair comparison all the flip-flops have same aspect ratios of transistors for both critical and non critical paths. The transistors of all flip-flops, that are not located on critical path, are implemented with minimum size to reduce area overhead and to minimize power dissipation.




Figure 6: Simulation setup model

The simulation setup model is shown in figure 6. In practical conditions, the flip-flop is generally connected between two logic blocks such that the input to it comes from output of a block and the output of the flip-flop is connected to input of another block. To imitate the signal rise and fall time delays that is to provide realistic clock and data signals, input and clock signals are generated through buffers. To consider the loading effect of the flip-flop to clock network and the previous stage, the power consumptions of the clock and data buffers are also included. A fan-out of fourteen minimum sized inverters (FO14) is used as the capacitance load at node Q. This capacitance load is estimated to be 21fF [3]. So, the output of the flip-flop is loaded with a 21fF capacitor. All the needed inversions are made inside flip-flop. For example complementary clock signals are needed; these inverters are made in the flip-flop structures and are considered in power consumption measurements.

V. SIMULATION RESULTS AND DISCUSSION

Table II shows power consumption in μ W as a function of data activity. The proposed PEDETFF has the least power consumption for all data patterns among all the discussed double edge triggered flip-flops. The existing DETFF_{Pedram} consumes the highest power and the existing DETFF_{Hossain} consumes the second highest power for all data patterns. For fair comparison, the average of power consumption at all data patterns is taken. The average results show that the proposed PEDETFF has 71.83%, 63.73%, 64.74% and 94.77% lesser power consumption than existing DET flip-flops respectively. The PEDETFF has up to 97.41% lesser power consumption than existing DET flip-flops.

Table II: Power consumption in μ W as a function of data activity

Data Pattern	000000 00000 00000	111111 11111 11111	111101 01100 10000	110011 00110 01100	101010 10101 01010	010000 00000 00000	Avg (μ W)
DETFF-Hossain	45.8	42.1	64.1	64.5	85.7	51.4	58.93
DETFF-Blair	38.4	38.6	49.0	48.1	59.5	41.0	45.77
DETFF-Imran	42.5	35.3	49.1	49.1	61.6	44.9	47.08
DETFF-Pedram	386.4	217.4	307.4	303.4	313.2	377.0	317.47
Proposed PEDETFF	12.89	13.64	18.03	17.62	23.35	14.04	16.60

Table III compares power consumption (microwatts) as a function of clock frequency. The proposed PEDETF has the least power consumption among all the discussed double edge triggered flip-flops for all clock frequencies. The existing DETFF_{Pedram} consumes the highest power for all clock frequencies. The existing DETFF_{Hossain} consumes the second highest power for all clock frequencies except at 250MHz and 1GHz, at 1GHz this flip-flop failed and DETFF_{Imran} consumes the second highest power at this frequency. For fair comparison, the average of power consumption at all clock frequencies is taken. DETFF_{Hossain} failed at 1GHz clock frequency. So the average of DETFF_{Hossain} is less because it fails at the highest clock frequency (when there is the highest power consumption). The average results show that the proposed PEDETF has 59.17%, 64.80%, 63.86% and 94.26% lesser power consumption than existing DET flip-flops respectively. The proposed PEDETF has up to 97.04% lesser power consumption than existing DET flip-flops respectively.

Table III: Power consumption in μW as a function of clock frequency

Clock Frequency	100 MHz	200 MHz	250 MHz	400 MHz	1000 MHz	Avg (μW)
DETFF-Hossain	34.7	45.4	27.7	64.1	Fail	42.98
DETFF-Blair	30.6	29.1	35.5	49.0	105.1	49.86
DETFF-Imran	20.9	29.5	37.8	49.1	105.5	48.56
DETFF-Pedram	279.04	287.91	294.59	307.4	360.4	305.87
Proposed PEDETF	8.27	11.0	13.36	18.03	37.11	17.55

Table IV: Power consumption (microwatts) as a function of supply voltage

VDD	1.2 (V)	1.3 (V)	1.4 (V)	1.6 (V)	1.8 (V)	2.0 (V)	Avg (μW)
DETFF-Hossain	Fail	Fail	44.6	64.11	96.0	125.83	82.64
DETFF-Blair	28.3	33.8	37.7	49.0	61.7	75.6	56.00
DETFF-Imran	26.6	31.3	35.8	49.1	61.9	77.7	56.13
DETFF-Pedram	108.0	146.6	192.0	307.4	465.9	667.6	408.23
Proposed PEDETF	11.26	12.30	14.42	18.03	23.45	29.07	21.24

Table IV shows power consumption (in microwatts) as a function of supply voltage. The existing DETFF_{Pedram} consumes the highest power for all supply voltages. The proposed PEDETF has the lowest power consumption among all the discussed double edge triggered flip-flops for all supply voltages and has 74.30%, 62.07%, 62.16% and 94.80% lesser power consumption than existing DET flip-flops respectively. The power performance of DETFF_{Pedram} degrades with increase in supply voltages. The proposed PEDETF has up to 95.65% improvement in power performance than existing DET flip-flops.

Table V: Delay (pS) with the variation in supply

VDD	1.2 (V)	1.3 (V)	1.4 (V)	1.6 (V)	1.8 (V)	2.0 (V)	Avg (pS)
DETFF-Hossain	Fail	Fail	529.71	250.44	199.91	166.41	286.62
DETFF-Blair	254.07	155.22	118.55	190.17	29.40	20.82	89.74
DETFF-Imran	388.23	315.44	249.14	46.35	25.16	19.05	84.93
DETFF-Pedram	292.81	237.32	288.15	191.17	133.48	110.84	180.91
Proposed PEDETF	211.42	129.73	178.49	82.73	74.85	60.46	99.13

The table V presents the clock to output delay. DETFF_{Hossain} fails at 1.2V and 1.3V supply voltages and at all remaining supply voltages it has the longest delay. DETFF_{Pedram} has the longest delay at 1.2V and 1.3V supply voltages and at all remaining supply voltages it has the second longest delay. DETFF_{Imran} has the second longest delay at 1.2V and 1.3V supply voltages. As the supply voltage is increased, the speed of DETFF_{Imran} improves and at 1.6V, 1.8V and 2V supply voltages it has the shortest delay. As the supply voltage is reduced, the speed of the proposed PEDETF improves. At 1.4V and 1.6V supply voltages the design has the second shortest delay and it has the shortest delay at 1.2V and 1.3V supply voltages. The proposed PEDETF has shorter delay than the existing DETFF_{Pedram} and DETFF_{Hossain} at all supply voltages and comparable delay to DETFF_{Blair} and DETFF_{Imran}. The average results reveal that PEDETF has 65.41% and 45.20% improvement in delay than existing DETFF_{Hossain} and DETFF_{Pedram} respectively. However the flip-flop has 9.47% and 14.32% longer delay than DETFF_{Blair} and DETFF_{Imran} respectively. The proposed PEDETF has up to 66.97% shorter delay than existing DET flip-flops.

Table VI: PDP (fJ) with the variation in supply voltage

VDD	1.2 (V)	1.3 (V)	1.4 (V)	1.6 (V)	1.8 (V)	2.0 (V)	Avg (fJ)
DETFE-Hossain	Fail	Fail	23625.07	16055.71	19191.36	20939.37	23686.07
DETFE-Blair	7190.18	5246.44	4469.34	9318.33	1813.98	1573.99	5025.16
DETFE-Imran	10326.92	9873.27	8919.21	2275.79	1557.40	1480.19	4766.84
DETFE-Pedram	31623.48	34791.11	55324.80	58765.66	62188.33	73996.78	52781.69
Proposed PEDETFE	2380.59	1595.68	2573.83	1491.62	1755.23	1757.57	2105.57

Table VII: Number of Transistors and Clocked Transistors

Flip-flop	Number of Transistors	Number of Clocked Transistors
DETFE-Hossain	16	6
DETFE-Blair	22	12
DETFE-Imran	20	10
DETFE-Pedram	18	12
Proposed PEDETFE	17	9

The table VI presents the clock to output PDP (in fJ). The existing DETFE_{Pedram} has the highest PDP for all supply voltages. The existing DETFE_{Hossain} failed at 1.2V and 1.3V and for all remaining supply voltages, this existing DET flip-flop has the second highest PDP. For all supply voltages, the proposed PEDETFE has the lowest PDP except 1.8V and 2V. At these two supply voltages DETFE_{Imran} has the least PDP. The average results show that the proposed PEDETFE has 91.11%, 58.10%, 55.83% and 96.01% improvement in PDP than the existing flip-flops respectively. The simulation results show that the proposed PEDETFE has up to 97.63% lesser PDP than existing DET flip-flops. Table VII shows the number of transistors and clocked transistors of the proposed and existing flip-flops.

VI. CONCLUSION

In this paper, a detailed analysis on master slave low power and high-performance double edge triggered flip-flops are presented. It can be observed that the existing DETFE_{Pedram} consumes the highest power for all data patterns, all clock frequencies and all supply voltages. The existing DETFE_{Hossain} failed at 1.2V and 1.3V and for all other supply voltages the flip-flop consumes the second highest power and has the longest delay. The DETFE_{Pedram} has the second longest delay for all supply voltages. DETFE_{Pedram} has the highest PDP for all supply voltages among all the discussed DET flip-flops.

The proposed PEDETFE has the least power consumption for all data patterns, all supply voltages and all clock frequencies among all the discussed double edge triggered flip-flops. The simulation results show that the proposed PEDETFE has up to 97.41% lesser power consumption than existing DET flip-flops. The proposed PEDETFE has shorter delay than the existing DETFE_{Pedram} and DETFE_{Hossain} at all supply voltages and comparable delay to DETFE_{Blair} and DETFE_{Imran}. As the supply voltage is reduced, the speed of the proposed PEDETFE improves. For all supply voltages, the proposed PEDETFE has lesser PDP than all existing DET flip-flops except few conditions; at 1.8V DETFE_{Imran} and at 2V DETFE_{Blair} and DETFE_{Imran} have lesser PDP than PEDETFE. The simulation results show that the proposed PEDETFE has up to 66.97% shorter delay and up to 97.63% lesser PDP than existing DET flip-flops.

REFERENCES

- [1] M. Lanuzza, R.D. Rose, F. Frustaci, S. Perri and P. Corsonello, "Comparative analysis of yield optimized pulsed flip-flops," *Microelectronics Reliability*, Elsevier, Vol. 52, No. 8, pp. 1679-1689, 2012.
- [2] B. Brindha, V.S.K. Bhaaskaran, C. Vinoth, V. Kaviniavlu and S. Sakthikumar, "Optimization of Sense Amplifier Energy Recovery Flip-Flop", 3rd International Conference on Electronics Computer Technology (ICECT), IEEE Conference, pp. 317-319, Kanyakumari, India, 2011.
- [3] P. Zhao, J.B. McNeely, P.K. Golconda, S. Venigalla, N. Wang, M.A. Bayoumi, W. Kuang and L. Downey, "Low Power clocked Pseudo NMOS flip flop for level conversion in dual supply systems," *IEEE Transaction on Very Large Scale Integration (VLSI) systems*, Vol. 17, No. 9, pp. 1196-1202, Sep. 2009.
- [4] L.T. Wang, Y.W. Chang and K.T. Cheng, Eds., "Electronic Design Automation: Synthesis, Verification and Test," Burlington, MA: Elsevier/Morgan Kaufmann, 2009.
- [5] I.H.R. Jiang, C.L. Chang and Y.M. Yang, "Integra: Fast Multibit Flip-Flop Clustering for Clock Power Saving," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 31, No. 2, pp. 192-204, Feb. 2012.
- [6] N.D. Vasumathy and T. Vigneswaran, "A 128-Point FFT/IFFT Processor for MIMO-OFDM Transceivers – a Broader Survey" *International Journal of Engineering and Technology (IJET)*, Vol 8 No 5, pp. 2154-2160, Oct-Nov 2016.
- [7] Abhilasha, K.G. Sharma, T. Sharma and B.P. Singh, "Low Power 6-Transistor Latch Design for Portable Devices," *Innovative Systems Design and Engineering (ISDE)*, Vol. 3, No 5, pp. 68-83, 2012.
- [8] I.A. Khan and M.T. Beg, "Disadvantages of High Power Integrated Circuits and Requirements of VLSI ICs with Low Power Consumption" *International Journal Of Advances in Engineering Science and Technology (IAEST)*, Vol. 4, No. 1, pp. 42-46, 2015.

- [9] G.E. Tellez, A. Farrahi and M. Sarafzadeh, "Activity-Driven Clock Design for Low Power Circuits", IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Washington, DC, USA, 1995, pp. 62-65.
- [10] A. Chandrakasan, Bowhill W & Fox F, "Design of High-Performance Microprocessor Circuits" 1st ed. Piscataway, NJ: IEEE, 2001.
- [11] T.A. Johnson and I.S. Kourtev, "A Single Latch, High Speed Double-Edge-triggered flip-flop (DETF)", In Proceedings of the 8th IEEE International Conference on Electronics, Circuits and Systems (ICECS 01), Volume 1, pages 189-192, Malta, September 2001.
- [12] M.W. Phyu, K. Fu, W.L. Goh and K.S. Yeo, "Power-Efficient Explicit-Pulsed Dual-Edge Triggered Sense-Amplifier Flip-Flops," IEEE Transaction on Very Large Scale Integration (VLSI) Systems, Vol. 19, No. 1, pp. 1-9, 2011.
- [13] R. Hossain, L.D. Wronski and A. Albicki, "Low power design using double edge triggered flip-flops," IEEE Transaction on Very Large Scale Integration (VLSI) Systems, Vol. 2, No. 2, Jun. 1994, pp. 261-265.
- [14] G.M. Blair, "Low power double edge-triggered flip-flop," Electronics Letters, Vol. 33, No. 10, May 1997, pp. 845-847.
- [15] I.A. Khan, D. Shaikh and M.T. Beg, "2 GHz Low Power Double Edge Triggered flip-flop in 65nm CMOS Technology", IEEE International Conference on Signal Processing, Computing and Control (IEEE ISPC), Wanknaghat, India March 15-17, 2012, pp 1-5.
- [16] M. Pedram, Q. Wu and X. Wu, "A New Design of Double Edge Triggered Flip-Flops," Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC), 1998, pp. 417-421.
- [17] V. Stojanovic and V.G. Oklobdzija, "Comparative Analysis of Master-Slave Latches and Flip-Flops for High-Performance and Low-Power Systems," IEEE Journal of Solid-State Circuits, Vol. 34, No. 4, 1999, pp. 536-548.
- [18] I.A. Khan and M.T. Beg, "Design and Analysis of Low Power Master Slave Flip-Flops" Informacije Midem-Journal of Microelectronics, Electronic Components and Materials, ISSN 0352-9045 & 0352-9045, Vol. 43, No. 1, pp 41-49, 2013.

AUTHOR PROFILE

Dr. Imran Ahmed Khan received his B.Tech. degree from Department of Electronics and Communication, Jamia Millia Islamia (Central University), New Delhi, India in 2006 and M.Tech. degree from VLSI department, G.G.S. Indraprastha University, New Delhi, India in 2009. In 2009 he joined Cadence Design System. He completed Ph.D. degree in the field of low power design from Jamia Millia Islamia, (Central University), New Delhi, India. His research interests include low power digital and mixed signal IC design. He has authored and co-authored many papers in international Journals (including SCI/ISI indexed journals) and proceedings of refereed international conferences.

Dr. Mashhood Hasan received the B.E and M.Tech degree from Jamia Millia Islamia(a central university) New Delhi ,India in 2003 and 2009. He has completed his Ph.D. degree from the same university in 2016. From March 2004 to Sep 2006 he was a Lecturer in Electrical Engineering Department at Al-Falah School of Engineering and Technology India. Since Sep 2006 to august 2010 worked as Senior Lecturer in electrical department at IEC college of Engineering and Technology, Gr Noida (UP). Presently, working in GALGOTIAS college of Engineering and Technology in Electrical Engineering Department, Gr Noida (UP), since august 2010 as an Assistant Professor. His research interests in FACTS controlling device, power system and power electronics