

# IMPLEMENTATION OF LOW-POWER FLIP-FLOPS USING C-ELEMENT

M.V.Supriya\*,FazalNoorbasha\*\*

Department of ECE, KL University, Green Fields, Vaddeswaram, Guntur-522502, A.P, India

\* sruthinaidu93@gmail.com

\*\* fazalnoorbasha@kluniversity.in

**Abstract:** To sustain expressive achievement of digital schemes, although compressing the power expenditure, fulfilment of dual edge flip-flops receives freshly develops into the target of innumerable exploration. Powerful low-power flip-flops acquire district absolute fundamental elements gross sudden length of histrionic organizes succeeding circumferences/circuits. Individually conclude and impressivetesting as long as their exploit, Q-Delay, Path of the Rise time, Path of the fall time and Average Power Consumption. Whereas Power reveal smart effective count regarding transistors latest thing electrifying circuits, uncertainly we survive balancing including scheming comic number like transistors suspenseful the each number of flip-flops. Analysis/inquiry about static/stable circuits go on spent through Dual Data Rate (DDR) using PTM CMOS-45nm Technology alongside 5MHZ frequencies including their victory operation. Sensational construction regarding Dual Data Rate (DDR) Flip-Flop utilizes 30% fewer capacity/power, including 14% lower C-Q delay.

**Keywords:** Flip-Flop, C-Element, Rise path and fall path, D to Q Delay and Average power Consumption.

## I. INTRODUCTION

Histrionic better extensive execution benchmark current designing's systems on chips are to shorten range/area, delay and power dissipation. Flip-flop (F-F) obtain affecting primary storage element popular particular pipeline level. Enhancement moved design full just as one of tense leading elements in VLSI design implementation [1]. In classification via get a huge low power design and performance, consideration need obtain inclined to Flip-Flops [2]. Effective better important element trendy today's VLSI technology system especially for lightweight device together with handled applications continue low power consumption [3]. Considering the clock setup involves 20–50% from affecting finish power, inclination is appropriated into detail as one about effective power components. The obtaining connection of on chip power move dissipated over to clock system assembled of flip-flops and clock distribution networks [4,5]. Power expenditure and latency of flip-flops secure develop into main point of departure such as facing fair low power fundamental and stable timing budget about devices [6]. Flip-Flops could be determined into two chains: master pulsed Flip-Flop and slave pulsed flip-flops. To dispense the negative time setup along with into fair the low-power area of the Flip-Flops. Pulsed Flip-Flops we are introduced in different application areas hence pulse generator (PG) as well as designed circuits are used one by one [7].

A collection of Flip-Flop structure designs into appropriate area low-power capable near high-performance appearance obtain analysed in the indicated assignment. Popular modern years a paper popularized a Flip-Flop is called High Speed Dual edge triggered Modified Hybrid Latch Flip-Flop (HSDMHLFF) to cultivate power consumption beyond compressing pre-charged capacitance activity aspects. Modified Hybrid Latch Flip-Flop (MHLFF), ep-DCOFF, CDFF, SCCERFF, ep-DSFF and C-DDRFF discussed in below. Current achievement with the energetic testing of C element [8].

## II. PROPOSED DESIGNED PULSED HYBRID FLIP-FLOPS

### A. HSDMHL FLIP-FLOP

Facing obtain an impartial analogy like realization/performance, a few of suspenseful better leading existing Flip-Flop designs continue analysed in this paper as well as illuminated latest "High speed dual edge triggered modified hybrid latch" (HSDMHLFF) presented in Fig. [1], invitation obtain a constructive pulsed double edge triggered Flip-Flop whose initial level have being exposed being generating few clock delay signals that continue inserted in impressive second level. Previously design fall off against additional switching activeness on dynamic node derive in more and more power consumptions mainly in low activity elements.

Supported the alternative extremity, appearing in powerful falling edge of clock (CLK), it require extra time to discharge owed to inverter's inactivity. Additionally 12 number of clocked transistors in this design, supplying a lot of power expenditure. [9,10].




Fig. 1. Schematic of High speed dual edge triggered modified hybrid latch

**B. MHL FLIP-FLOP**

The “Modified Hybrid Latch Flip-Flop” (MHLFF) exposed in Fig. [2]. Again need a static latch/Flip-Flop. Emotionalkeeper logic appearing in node X lastremoved. A power less pull-up transistor MP1 (pMOS)is controlled to one side effective output signal Q just as Q equals 0. Even with individual circuit integrity, Essential“MHLFF” design encounters two defects. First defect is after all node X remain not pre-discharged, a extended 0 to 1 delay is conventional. Spectacular delay decline added, being a level-degraded clock (CLK) pulseremain applied into the discharging transistor MN3 (nMOS). Second defect is node X develop into floating in positive cases and owned value may drift creating more dc power [11]. Node Q at the time “1 to 0” data changes overs. Related among the Flip-Flopstructure used in Static-CDFP (SCDFP) structure, Impressive design savings of the proposed circuit combine a charge keeper devices (two Inverters), a pull-down network i.e., two nMOS transistors, and a supervision inverter. The unique extra component popularized subsist an nMOS pass transistor to device signal feedthrough. This arrangement indeed better the “0 to 1” delay along with as follows scale downs the gap between the rise path delay and the fall pathdelay.




Fig. 2. Schematic of Modified Hybrid Latch Flip-Flop

**C. ep-DCOFLIP-FLOP**

Pulsed-Flip-Flops (P-FF) are charge of pulse generation, Package act classified just as an implicit type or an explicit type. Dashingan implicit type Pulsed-Flip-Flop, comic pulse generator is element of affecting Flip-Flop design as well as no explicit pulse signals are generated. Modern explicit type Pulsed-Flip-Flop, Electrifying pulse generator along with the Flip-Flop obtain isolated [12]. After generating pulse signals explicitly type, implicit type Pulsed-Flip-Flop remain inthing general extra power-efficient. Explicit pulse generation, Acquire higher power consumption however the logic separation against the Flip-Flop design provide the Flip-Flop design a solitary (Unique) speed advantage.




Fig. 3. Schematic of explicit Pulsed-Flip-Flop design, named data-closet o-output.

Particular power consumption along with the circuit complexity can continue effectively shortened in case that one pulse generator is shares a group of Flip-Flops. In Style here small, we passion in such away focus on the explicit type Pulsed-Flip-Flop designs only. A classic “explicit Pulsed-Flip-Flop design, named data-closet o-output” (ep-DCO) exposed in Fig. [3]. It consist of a NAND logic established pulse generator along with a semi dynamic True Single Phase Clock (TSPC) structured Flip-Flop design. Effective pulse width continue determined by the delay of three inverters. Previously design undergo from a serious defect, i.e., the internal node X is discharged on every rising path edge of the clock in enmity of expressive presence of a static input “1.” The present gives rise path to high switching power dissipation. [13] – [15].

**D. CD FLIP-FLOP**

Electrifying “Conditional discharged Flip-Flop” (CD) technique display in Fig. [4],anextra transistor MN3 (nMOS) controlled over the output signal Q-fdbk continued employed unusually no discharge appear if expensive input data is remains “1.” The keeper logic circuit as much as the internal node X is interpreted and repose of an inverter plus a pull-up pMOS transistor only. Normally the similar Pulsed Flip-Flop design (SCDFF) using a static conditional discharge technique [16]. Interestis qualify from the “CDFF’circuit design using a static latch/Flip-Flop structure. At that time node X is so exempted against periodical pre-charges. At the same time it exhibits a deep data D to Q delay than affecting CDFD design.




Fig. 4. Schematic of Conditional discharged Flip-Flop.



**E. SCCERFLIP-FLOP**

The design of “Single ended Conditional Capturing Energy Recovery Flip-Flop (SCCER)” exposed in Fig. [5]. This Flip-Flop act as an implicit pulse category where transistor N3 is conditional to expressive output feedback plays role of limited capturing. Approaching the alternative hand, effective enabling a fall path output Q transition is designed and does not desire limited capturing. Pseudo nMOS logic correlate with first level turn to have low shortcircuit power dissipation. Data keeper in order that imposed a few limitations on here circuit is eliminated, whatever translates the data into a low parasitic capacitance at node X [17]. A just employed inverter I2 consider control of transistor N5 via connecting to its gate terminal. The pulse controlled discharging designed circuit is mutual by rise time and fall time output paths [18].




Fig. 5. Schematic of Single ended Conditional Capturing Energy Recovery Flip-Flop

**III. DUAL DATA RATE FLIP-FLOPS**

**A. ep-DS FLIP-FLOP**

Concede to analysis the “Explicit-pulsed static hybrid Flip-Flop (ep -DSFF)” accept the lowest (PDF) power delay product. Accordingly, in this analysis paper individually consider ep-DSFF at that time reference to analyze along our new DDR Flip-Flop.




Fig. 6. Schematic of Explicit-pulsed Static Hybrid Flip-Flop.

Sensational ep-DSFF circuit is exhibited in Fig. [6], design be expressed by about an “explicit dual edge-triggered” pulse generator along with a simple great level triggered Flip-Flop circuit [19]. This pulse generator recycled in previously circuit can be local to each flop or shared among multiple flos. Considering the entire latch is not duplicated and area is relatively small, due to its explicit pulse generator, it increases the clock activity element and dynamic clock power consumption. Furthermore, the two transmission gates used in the pulse generator have a current contention problem, during clock transition. As well as the exposed input diffusion of impressive transmission gate at the input makes ep-DSFF affected to noise [20].

**B. C-DDR FLIP-FLOP**

Our advanced design technique is placed on splitting expressive sequential two latch structure used in a standard D flip-flop. i.e., “C-element based Dual Data Rate Flip-Flip” just as expressed in Fig. [8]. The outputs of expressive two latches continue when given to facing two inputs of the classic C-element [21], whichever past virtue of its operation, influences the present or require data until both effective inputs given to it inclined equal smart value. Already that two inputs given to the C-element to be equal at that time it acts as a simple inverter. The elemental operation and truth table of the C -element is presented in Table 1.

TABLE I. C-Element Truth Table

DATA INPUT	CLOCK INPUT	OUTPUT
0	0	1
1	1	0
0	1	Previous value
1	0	Previous value

Required Data input is given in parallel to both high level triggered and low level triggered latches. Hence allowing previously new Flip-Flop to be capture any transitions in determined input data during the entire clock period. After all the C-element stores the require data until both the latch outputs become equal, at the same time it includes both the storage and edge triggering attributes of a flip-flop, hence eliminated the require for any clock pulse generator is used in existing dual edge trigger Flip-Flops. In addition to that new C-DDR Flip-Flop has the same capacitive load on the clock network as a standard D flip-flop.




Fig. 7. Schematic of C-element based Dual Data Rate Flip-Flip.

First we keeps the output state of the C-element, like if there is an enormous leakage current passing through the C -element during the period when both the pull-up path and pull-down path of the C –element are push off. Again we keep second keeper also takes care of any charge sharing problem in order that might occur in case of the next stage is not isolated by static logic. In which the output buffer is used to prevent charge sharing problem at the output node of the C-element. In addition similar to ep-DSFF design is expressed in new C-DDR FF also has the exposed input dissipation of the transmission gate at the input, whichever overcome with an inverter at the data input. The expressive design of new C -DDRFF has also potentially better Single Event Upset (SEU) freedom than ep-DSFF.

**IV. SIMULATION RESULTS**

The TANNER SPICE simulations on Dual Data Rate Flip-Flop, ep-DSFF and more Flip Flops are performed using the Predictive Transistor Model (PTM\_45\_HK) in a 45nm metal gate high K dielectric CMOS technology, with the supply voltage of 0.5V. The designs were enhance for a 5 MHz clock frequency and data switching activity equal to 0.5. Because transistor sizing was upgrade using a constant procedure with the equitable of perform high speed and low power. Table II and III display the count of the transistors calculation of all considered Flip-Flops. Correlated and plotting graphs between the Power Vs VDD is expressed in Fig. [8], Delay Vs Frequency is also expressed in Fig. [10], the Dual Data Rate (DDR) Flip-Flop utilizes 30% fewer capacity/power, including 14% lower C-Q delay.

TABLE II. COMPARISON OF DIFFERENT FLIP-FLOP DESIGNS

Flip-Flop Design	HSDMHLFF	MHLFF	ep-DCOFF	CDFP	SCCERFF
Number of Transistors	21	19	28	30	17
D to Q-Delay	-1.21659e-004	-3.043e-001	-1.7495e-004	2.2495e-001	4.1760e-002
Average Power	3.4250e-002	3.0749e-001	3.1358e-001	3.0062e-002	2.9861e-002
Maximum Frequency	5MHZ	5MHZ	5MHZ	5MHZ	5MHZ
Raise Time	4.0000e-009	4.0000e-009	4.0000e-009	4.0000e-009	4.0000e-009
Fall Time	3.0000e-009	3.6503 e-007	7.6086 e-010	3.0953 e-001	2.1056 e-007

TABLE III. COMPARISON OF DIFFERENT DUAL DATA RATE FLIP-FLOP DESIGNS

Flip-Flop Design	ep-DSFF	C-DDRFF
Number of Transistors	20	24
D to Q-Delay	2.2086e-002	1.6973e-004
Average Power	3.5826e-002	2.5430e-002
Maximum Frequency	5MHZ	5MHZ
Raise Time	4.0000e-009	4.0000e-009
Fall Time	3.0500 e-010	4.3281 e-009




Fig: 8.Performance of Power dissipation VDD.




Fig. 9. Performance of Delay versus frequency.

## V. CONCLUSION

In this paper, an advanced Implicit Pulse Triggered Flip-Flops obtain granted, and that is a hybrid pulsedtype Flip-Flops. Hence Capable only four clocked transistors whichever results in important power saving. Impressive key idea to be using of a C-element as long as that two input signals obtain to provide along input data and common node of two series pass transistors. According, the every correct value of output was obtained and controlled by an elementary/simple latch. All required Flip-Flops were designed in 45 nm technology, and experimental results exposed so that the average power consumption in 30% data activity and that required delays are also 15% and 10%, respectively. Contemporary of all process intersections, it include preferable (PDP) Power Delay Product saving.

## REFERENCE

- [1] K Nakanishi, A Hirata, M Nozoe and A Miyoshi, "a low-power and high-speed flip-flop suitable for mobile application SoCs", IEEE VLSI Circuits Symp Tech Dig. 2005. pg. 306–7.
- [2] Y Moisiadiand I Bouras, "Differential CMOS edge-triggered flip-flop based on clock racing", IET Electron Lett 2000, 36-June 12, 1012–3.
- [3] YS Kwon, BI Park, IC Park and CM Kyung, "A new single-clock flip-flop for half-swing clocking", Proc Asia and South Pacific Design Automation conference (ASP-DAC)- 1999- pg: 117–20.
- [4] MWPhyu, K Fu, WL Goh and KS Yeo, "Power-efficient explicit-pulsed dual-edge triggered sense-amplifier flip-flops", IEEE Trans VLSI Systems 2011-19-January (1)-1–9.
- [5] Kawaguchi H and Sakurai T, "A reduced clock-swing flip-flop (RCSFF) for 63% power reduction", IEEE J Solid-State Circuits 1998-33-May (5)-807–11.
- [6] A Chandrakasan, W Bowhill and F Fox, "Design of high-performance microprocessor circuits", 1st ed. Piscataway, NJ-IEEE, Press-2001.
- [7] A Venkatraman, R Garg and SP Khatri, "A robust, fast pulsed flip-flop design", In Proc-18th ACM Great Lakes Symposium on VLSI (GLSVLSI)-2008. P:119–22.
- [8] E Consoli, G Palumbo, JM Rabaey and M Alioto, "Novel class of energy-efficient very high-speed conditional push-pull pulsed latches", IEEE Trans VLSI System- 2012-22 -January (1)-p: 181–5.
- [9] F Aezinia, S Najafzadeh and A Afzali-Kusha, "Novel high speed and low power single and double edge-triggered flip-flops", In-Proc IEEE Asia-Pacific Conference on Circuits and Systems (APCCAS), 2006- p: 1383–6.
- [10] L XiaYu, J Song, L LiMin, W Yuan and Z GangGang, "Design of novel, semi-transparent flip-flops (STFF) for high speed and low power application", J Sci China Inf Sci-2012-55-October (10)-2390–8.
- [11] Y.T. Hwang, J.F. Lin, and M.H. Sheu, "Low power pulse-triggered flip-flop design with conditional pulse enhancement scheme", IEEE Trans, Very Large Scale Integration (VLSI) System, vol. 20- no. 2- pp. 361–366, Feb-2012.
- [12] J. Tschanz, S. Narendra, Z. Chen, S. Borkar, M. Sachdev, and V. De, "Comparative delay and energy of single edge-triggered and dual edge triggered pulsed flip-flops for high-performance microprocessors", in Proc. ISPLED-2001, pp. 207–212.
- [13] B. Kong, S. Kim, and Y. Jun, "Conditional-capture flip-flop for statistical power reduction", IEEE J. Solid-State Circuits, vol-36, no. 8, pp. 1263–1271, Aug-2001.
- [14] Y.T. Hwang, J.F. Lin, and M.H. Sheu, "Low power pulsetriggered flip-flop design with conditional pulse enhancement scheme" IEEE Trans, Very Large Scale Integrated. (VLSI) System, vol-20, no. 2, pp. 361–366, Feb-2012.
- [15] N. Nedovic, M. Aleksic, and V. G. Oklobdzija, "Conditional precharge techniques for power-efficient dual-edge clocking" in Proc. Int. Symp. Low-Power Electron Design, Aug-2002, pp. 56–59.
- [16] M.-W. Phyu, W.-L. Goh, and K.-S. Yeo, "A low-power static dual edgetriggered flip-flop using an output-controlled discharge configuration", in Proc. IEEE Int. Symp. Circuits Syst., May-2005, pp. 2429–2432.
- [17] H Mahmoodei, V Tirumalashetty, M Cooke and K Roy, "Ultra low power clocking scheme using energy recovery and clock gating", IEEE Trans VLSI System-2009-17-January (1)-33–44.
- [18] JF Lin, "Low power pulse-triggered flip-flop design using gated pull-up control scheme". IET Electron Lett 2011-47-November (24)-1313–4.

- [19] Z Peiyi, Mc Jason, G Pradeep, A Magdy, Bayoumi, A Robert, Barcen as, and Weidong Kuang, "LowPower Clock Branch Sharing Double-Edge Triggered FlipFlop," IEEE Transactions on Very Large Scale Integration(VLSI) Systems, Vol 15-Issue 3, March 2007, pp. 338-345.
- [20] V Srikanth, Payman Zarkesh-Ha, and Steven C. Suddarth, "A Robust and Low Power Dual Data Rate (DDR) Flip-Flop Using C-Elements", IEEE 2010, 978-1-4244-6455-5/1.
- [21] Aliakbar Ghadiri, Hamid Mahmoodi, "Dual-Edge Triggered Static Pulsed Flip-Flops," IEEE 18th International Conference on VLSI Design held jointly with 4<sup>th</sup> International Conference on Embedded Systems Design, January 2005, pp. 846-849.

#### AUTHOR PROFILE



Mallipeddi Venkata Supriya was born on 9<sup>th</sup> September 1993, in A.P., India. She received her, B. Tech degree in Electronics & Communications Engineering from Rao & Naidu Engineering College, Affiliated to the Jawaharlal Nehru Technological University, Kakinada, A.P., in 2014. Presently she is pursuing M. Tech VLSI Design in KL University. Her research interests include FPGA Implementation, Low Power IC Design and Testing for VLSI Circuits.



Fazal Noorbasha was born on 29<sup>th</sup> April 1982. He received his, M. Tech, Degree in VLSI Technology, from the North Maharashtra University, Jalgaon, Maharashtra, INDIA in 2008, and Ph.D. Degree in VLSI from Department Of Physics and Electronics, Dr. Hari Singh Gour Central University, Sagar, Madhya Pradesh, India, in 2011. Presently he is working as a Assoc Professor, Department of Electronics and Communication Engineering, KL University, Guntur, Andhra Pradesh, India, where he has been engaged in teaching, research and development of Low-power, High-speed CMOS VLSI SoC, Memory Processors LSI's, Fault Testing in VLSI, Embedded Systems and Nanotechnology. He is a Scientific and Technical Committee & Editorial Review Board Member in Engineering and Applied Sciences of World Academy of Science Engineering and Technology (WASET), Member of International Association of Engineers (IAENG) and Senior Member of International Association of Computer Science and Information Technology (IACSIT). He has published over 77 Science and Technical papers in various International and National reputed journals and conferences.