DESIGN AND ANALYSIS OF ADDER CIRCUITS USING LEAR SLEEP TECHNIQUE IN CMOS TECHNOLOGIES

Aishwarya.S #1, Ravi.T *2, Kannan.V #3
#Department of ECE, Jeppiaar Institute of Technology, Chennai,Tamilnadu,India.
1 s.aishwaryavlsi@gmail.com
*Department of ECE, Sathyabama University, Chennai,Tamilnadu,India.
2 ravi_vlsi123@yahoo.co.in

Abstract— Due to millions of integration of components and shrinking process technology, nowadays leakage power tends to play a major role in total power consumption. In this paper various existing leakage power reduction techniques such as full sleep, sleepy stack, dual sleep, sleepy keeper and dual stack are analysed and two new techniques are proposed to reduce the leakage power in digital circuits by generating transistor grating technology. The digital circuits such as half adder and Full adder are designed using the proposed techniques in 32nm, 22nm and 16nm CMOS technologies and their performances are analysed.

Keywords— Power dissipation, leakage power reduction techniques, LEAR Sleep techniques, CMOS design.

I. INTRODUCTION

Increase in the number of transistors speed results in high performance in the current generation processors. The performance improvements have been supplements by an increase in the power dissipation. A high power dissipation system increases the cost of cooling and reduces the system reliability. The advantages of using the combination of low-power components in conjunction with low-power design techniques are more valuable now than ever before. Power consumption due to the leakage has joined the switching activity as a primary power management concern. There are many techniques that have been developed in the past decade to address the continuous power reduction requirements of most of the high performance. With downward scaling of technology, the static power consumption is becoming more dominant. The power reduction must be achieved without trading-off the performance which makes it harder to reduce leakage during normal operation [10]. There are several techniques for reducing the leakage power in sleep or standby mode. There are several VLSI techniques to reduce the leakage power [1]. Each technique provides an efficient way to reduce the leakage power, but disadvantages of each technique overcomes the application of each technique [8,12]. This paper mainly emphasized on reducing the count of transistors using different low power techniques, which ultimately reduces the power dissipation.

II. EXISTING METHODOLOGY

Leakage power of CMOS transistors depends on the gate length and oxide thickness [4]. The supply voltage is decreased which leads to the performance degradation, to decrease the dynamic power. Various leakage power reduction techniques have been developed to reduce both dynamic and leakage power. Each technique provides an efficient way to reduce the leakage power, but disadvantages of each technique overcomes the application of each technique. The various leakage power reduction techniques are, full sleep, sleepy stack, sleepy keeper, Dual sleep and Dual stack.

1. LIMITATIONS OVER THE EXISTING METHODOLOGY

A. FULL SLEEP Technique

Full sleep Technique is a self State-destructive technique which cuts off either pull-up or pull-down or both the networks from the supply voltage or ground by using the sleep transistors. Isolating the logic networks, this technique dramatically reduces the leakage power during sleep mode. However, the area and delay of the circuit are increased due to additional sleep transistors. During the sleep mode, due to the floating values in the pull-up and pull-down networks state will be lost. These state values impact the wakeup time and energy significantly due to the requirement to recharge the transistors which lost their state during sleep mode.
B. SLEEPY STACK technique

In this technique, every transistors in the network are duplicated with both the transistors which the bears half of the original transistor width [4,6]. When both transistors are turned off duplicated transistors causes a slight reverse bias voltage between the gate and source. Because of the sub-threshold current the transistor is exponentially depends on its gate bias and it obtains substantial current reduction. It overcomes the limitation with the sleep technique by retaining its original state but it takes more wakeup time.

C. SLEEPY KEEPER Technique

This technique consists of the sleep transistors where is NMOS connected to Vdd and PMOS to the Gnd. This creates the virtual power and ground rails in the digital circuit, which affects the switching speed when the circuit is in active mode [9]. The identification of the idle regions of the circuit the sleep signal needs an additional hardware which are capable of predicting the circuit states accurately, increasing the area requirement of the circuit. This additional circuit consumes more power throughout the circuit operation continuously.

III. PROPOSED METHODOLOGY

By analysing the performance of the existing system, three new leakage power reduction techniques are proposed to reduce the leakage power better than the existing techniques. In the proposed technique the concept of the LECTOR technique and the sleep transistor techniques are used. Though these two new techniques are used to reduce leakage power in both active and sleep modes. The proposed techniques are,

- LEAR Sleepy Technique,
- LEAR Sleeper Technique.

A. LEAR SLEEPY TECHNIQUE:

In the proposed lear sleepy technique two self-controlled transistors are designed in between the pull up and pull down network. In this where the sleep transistor S connected to the VDD and sleep bars’ is connected to the ground as shown in Fig1. During the standby mode the sleep transistors are turned off and introduce a large resistance in the conduction path. Hence, the leakage power is reduced in the circuit. By cutting off the power source, technique can be used to reduce the leakage power effectively in both sleep and active mode.

B. LEAR SLEEPER TECHNIQUE

An additional pMOS transistor is placed in parallel to the pull-down sleep transistor as the only source of GND to the pull-down network and an additional nMOS transistor is placed in parallel to the pull-up network connects the VDD. Then the two self-controlled transistor called the lector transistors are connected in between the pull up and pull down network as shown in Fig 2. This arrangement of transistor ensures that one of the LCTs always operates in its near cut-off region. By combining the transistors the leakage power will be reduced in both the sleep and active mode.
IV. SIMULATION RESULTS

To evaluate the performance of the digital circuits such as half adder and full adder which are designed in this paper using 32nm CMOS technology. All simulations are carried out using HSPICE simulation tool. The simulated waveform of half adder, full adder and multiplexer circuits using proposed techniques are shown from Fig 3 to Fig 6.

Fig 3 describes the transient analysis of half adder. In this analysis v(2), v(3) represents the sleep signals, v(4), v(5) represents the input signals and v(16), v(19) represents the output signals.

Fig 4 describes the transient analysis of full adder. In this analysis v(42), v(40) represents the sleep signals, v(2), v(3), v(6) represents the input signals and v(31), v(39) represents the output signals.
Fig 5 describes the transient analysis of half adder. In this analysis, v(2), v(3) represents the sleep signals, v(4), v(5) represents the input signals and v(16), v(19) represents the output signals.

Fig 6 describes the transient analysis of full adder. In this analysis, v(42), v(40) represents the sleep signals, v(2), v(3), v(6) represents the input signals and v(31), v(39) represents the output signals.

V. PERFORMANCE ANALYSIS

The average power and leakage power of half adder and full adder circuits using proposed techniques are obtained and analysed.

Table 1 POWER ANALYSIS OF HALF ADDER USING 32nm CMOS TECHNOLOGY

<table>
<thead>
<tr>
<th>DESIGN</th>
<th>Average power (W)</th>
<th>leakage power (W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CONVENTIONAL DESIGN</td>
<td>9.53 x10^{-6}</td>
<td>1.63 x10^{-6}</td>
</tr>
<tr>
<td>LEAR SLEEPY</td>
<td>1.40 x10^{-7}</td>
<td>333.78 x10^{-12}</td>
</tr>
<tr>
<td>LEAR SLEEPER</td>
<td>3.59 x10^{-7}</td>
<td>433.79 x10^{-12}</td>
</tr>
</tbody>
</table>

Table 1 describes the power analysis of half adder circuit for conventional and proposed techniques using 32nm CMOS technology.

Table 2 POWER ANALYSIS OF FULL ADDER USING 32nm CMOS TECHNOLOGY

<table>
<thead>
<tr>
<th>DESIGN</th>
<th>Average power (W)</th>
<th>leakage power (W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CONVENTIONAL DESIGN</td>
<td>8.49 x10^{-7}</td>
<td>23.419 x10^{-9}</td>
</tr>
<tr>
<td>LEAR SLEEPY</td>
<td>1.233x10^{-7}</td>
<td>333.35 x10^{-12}</td>
</tr>
</tbody>
</table>
Table 2 describes the power analysis of Full adder circuit for conventional and proposed techniques using 32nm CMOS technology.

Table 3 POWER ANALYSIS OF HALF ADDER USING 22nm CMOS TECHNOLOGY

<table>
<thead>
<tr>
<th>DESIGN</th>
<th>Average power (W)</th>
<th>Leakage power (W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CONV DESIGN</td>
<td>6.404 x10^{-6}</td>
<td>1.636 x10^{-6}</td>
</tr>
<tr>
<td>LEAR SLEEPY</td>
<td>1.544 x10^{-6}</td>
<td>144.29 x10^{-9}</td>
</tr>
<tr>
<td>LEAR SLEEPER</td>
<td>1.101 x10^{-6}</td>
<td>1.001 x10^{-9}</td>
</tr>
</tbody>
</table>

Table 3 describes the power analysis of half adder circuit for conventional and proposed techniques using 22nm CMOS technology.

Table 4 POWER ANALYSIS OF FULL ADDER USING 22nm CMOS TECHNOLOGY

<table>
<thead>
<tr>
<th>DESIGN</th>
<th>Average power (W)</th>
<th>Leakage power (W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CONV DESIGN</td>
<td>6.632 x10^{-7}</td>
<td>101.95 x10^{-9}</td>
</tr>
<tr>
<td>LEAR SLEEPY</td>
<td>6.633 x10^{-7}</td>
<td>750.2 x10^{-12}</td>
</tr>
</tbody>
</table>

Table 4 describes the power analysis of Full adder circuit for conventional and proposed techniques using 22nm CMOS technology.

Table 5 POWER ANALYSIS OF HALF ADDER USING 16nm CMOS TECHNOLOGY

<table>
<thead>
<tr>
<th>DESIGN</th>
<th>Average power (W)</th>
<th>Leakage power (W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CONV DESIGN</td>
<td>4.092 x10^{-6}</td>
<td>135.17 x10^{-9}</td>
</tr>
<tr>
<td>LEAR SLEEPY</td>
<td>3.334 x10^{-7}</td>
<td>1.474 x10^{-9}</td>
</tr>
<tr>
<td>LEAR SLEEPER</td>
<td>1.215 x10^{-7}</td>
<td>2.139 x10^{-9}</td>
</tr>
</tbody>
</table>

Table 5 describes the power analysis of half adder circuit for conventional and proposed techniques using 16nm CMOS technology.

Table 6 POWER ANALYSIS OF FULL ADDER USING 16nm CMOS TECHNOLOGY

<table>
<thead>
<tr>
<th>DESIGN</th>
<th>Average power (W)</th>
<th>Leakage power (W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CONV DESIGN</td>
<td>5.442 x10^{-7}</td>
<td>295.75 x10^{-9}</td>
</tr>
<tr>
<td>LEAR SLEEPY</td>
<td>4.517 x10^{-7}</td>
<td>2.063 x10^{-9}</td>
</tr>
</tbody>
</table>

Table 6 describes the power analysis of Full adder circuit for conventional and proposed techniques using 16nm CMOS technology.
CONCLUSION

In this paper, the half adder and full adder circuits are designed using the proposed leakage power reduction techniques such as Lear Sleepy and Lear Sleeper techniques in 32nm, 22nm and 16nm CMOS technologies to reduce the leakage power in both active and sleep mode. The leakage power dissipated by the half adder, full adder circuits are reduced up to 80% when compared with the conventional and existing design in CMOS technologies.

REFERENCES


Aishwarya.S was born in Thanjavur, TamilNadu, India in 1991. She received her Master’s Degree in VLSI Design from Sathyabama University in the year 2014. She received her Bachelor’s Degree in Electronics and Communication Engineering from PRIST University, Thanjavur in the year 2012.She is working as Assistant Professor in Department of Electronics and Communication Engineering in Jeppiaar Institute of Technology. Her area of interest includes VLSI Design, Low Power VLSI Design and Advanced Digital System Design. She has publications in National / International Journals / Conferences.

Ravi.T was born in Namakkal, TamilNadu, India in 1978. He received his Ph.D in Nano electronics low power VLSI design from Sathyabama University in the year 2014. He received his Master’s Degree in Applied Electronics from Sathyabama University in the year 2004. He is working as Assistant Professor in Department of Electronics and Communication Engineering in Sathyabama University. His interested areas are Nano Electronics, VLSI Design, Low Power VLSI Design and Mixed Signal circuits. He has 70 Research publications in National / International Journals / Conferences. He is a member of VLSI Society of India.

V.Kannan was born in Ariyalore, Tamilnadu, India in 1970. He received his Bachelor Degree in Electronics and Communication Engineering from Madurai Kamaraj University in the year1991, Master’s Degree in Electronics and control from BITS, Pilani in the year 1996 and Ph.D., from Sathyabama University, chennai, in the year 2006. His interested areas of research are Optoelectronic Devices,VLSI Design, Nano Electronics, Digital Signal Processing and Image Processing. He has 150 Research publications in National / International Journals / Conferences to his credit. He has 20 years of experience in teaching and presently working as Principal, Jeppiaar Institute of Technology, Kunnam, Tamilnadu, India, He is a life member of ISTE.