Advanced Impulse Detection & Reduction Based on Multimodal Filter

P. Thirumurugan#1, Dr. S. Sasi Kumar*2
#PSNA College of Engineering and Technology, Dindigul, Tamil Nadu 624622, India
*RMD Engineering College, Tamil Nadu 601206, India
1thiruece@psnacet.edu.in

Abstract-Impulse noises are occurred in the images during image signal acquisition and processing from one location to another location. In this paper, the optimal detector noise filtering algorithm and its efficient hardware architecture is presented. The proposed architecture comprises of orthogonal direction pattern generation, sorter, thresholder, local binary converter, multimodal filter and pixel converter units respectively. The local binary converter unit detects and corrects the noise pixel efficiently using a simple logic circuit. The design possesses only two line memory buffers with very low computational complexity, thereby reducing the hardware cost and appropriate for several real-time applications.

Keywords—Edges, Image quality, Impulse noise reduction, Optimal detector, Power consumption.

I. INTRODUCTION

Images are often corrupted by impulse noise due to a noisy sensor or channel transmission errors. The goal of impulse noise removal is to suppress the noise while preserving the integrity of edge and detail information. A fundamental problem in image processing is to effectively remove noise from an image while keeping its features intact, but nature of problem depends upon the type of noise in the image. Basically there are two types of Impulse Noise. They are Random Value Impulse Noise and Fixed Value Impulse Noise. In Random value impulse noise the noise pixels are distributed based on Random Distribution. In Fixed value the noise pixels takes a value of 0 and 255 i.e., the minimum and maximum value in the grey scale. Digital filters are widely used in many applications in signal processing, communications, control, electrical and biomedical systems.

II. PROPOSED IMPULSE NOISE FILTERING ALGORITHM

The proposed optimal detector noise filtering (ODNF) system employs an innovative technique in finding the suitable direction which is used in detecting if the currently processed pixel is noise-corrupted or noise-free. The edge pixels can be detected in high quantity if the optimal direction of the edge is found out accurately.

A. Algorithm—step-by-step operation

The algorithm design includes the following steps:

Step 1: At the first step, the image which is to be denoised is first split into m×n pixel blocks. These blocks should not overlap with each other. In our investigation, we split the noise-corrupted image of size 36×36 into 16 numbers of 16×16 sub-block. Each sub-block is of size 16×16.

Step 2: Next, the first sub-block (of size 9×9) is divided into four orthogonal directional patterns (ODPs). Then we remove the current pixel from the selected odp.

Step 3: The obtained ODPs are sorted in ascending order and then from these sorted values, the lowest and highest vector patterns are removed.

Step 4: The vectors are found out after removing the lowest and highest elements.

Step 5: The minimum value of the standard deviations calculated for each orthogonal sorted directional patterns and its corresponding direction is considered as the optimum direction.

Step 6: The similarity factor between the current pixel under process and the pixels in the optimum direction is estimated and compared with the threshold value to check if the current pixel is noisy or original pixel. If it is found to be a noisy pixel, it is immediately omitted after detection and it is not carried over in further steps. Lastly the mean filter is applied over the noisy pixels.
III. SIMULATION RESULTS

The principle aspects in terms of edge preserving concept for high density impulse noise are tested MATLAB environment and its results are evaluated with the conventional noise removal algorithms. To verify the characteristics and the quality of denoised images of the modified denoising algorithm, a variety of simulations are carried out on the two well-known test images: Cameraman and Lena. For the test image, the corrupted versions of it are generated in MATLAB environment with impulse noise at various high level noise densities 40%, 50% and 55%. Then we employ the proposed algorithm to detect impulse noise and restore the corrupted image. Fig. 1 shows the simulation results achieved through MATLAB. The metrics used for comparison are Mean square error (MSE), Peak signal to noise ratio (PSNR), Normalized Absolute Error (NAE), Normalized Cross Correlation (NCC) and are defined as follows:

\[
MSE = \frac{1}{MN} \sum_{j=1}^{M} \sum_{k=1}^{N} (x_{j,k} - x'_{j,k})^2
\]  

\[
PSNR = 10 \log_{10} \left( \frac{255^2}{MSE} \right)
\]

\[
NAE = \frac{\sum_{j=1}^{M} \sum_{k=1}^{N} |x_{j,k} - x'_{j,k}|}{\sum_{j=1}^{M} \sum_{k=1}^{N} |x_{j,k}|}
\]

\[
NCC = \frac{\sum_{j=1}^{M} \sum_{k=1}^{N} x_{j,k} \cdot x'_{j,k}}{\sum_{j=1}^{M} \sum_{k=1}^{N} x_{j,k}^2}
\]

Fig. 1. (a)/(d) Cameraman/Lena image at different Noise Density i.e., 40%, 50%, and 55%. (b)/(e) Resultant image of Standard Median Filter. (c)/(f) Resultant image of proposed algorithm.

Quality evaluation for the test images were done for Switching Median Filter (SMF) [6], Progressive Switching Median Filter (PSMF) [7] and Proposed Optimal Detector Noise Filter (ODNF) at different noise density is tabulated in Table I.
TABLE I.
Quality evaluation for cameraman and Lena images.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>PSNR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>12.08</td>
<td>23.98</td>
<td>25.10</td>
<td>30.47</td>
<td>12.45</td>
<td>26.52</td>
<td>32.37</td>
<td>34.26</td>
</tr>
<tr>
<td>50</td>
<td>8.06</td>
<td>14.18</td>
<td>18.50</td>
<td>24.34</td>
<td>8.47</td>
<td>14.96</td>
<td>30.06</td>
<td>27.35</td>
</tr>
<tr>
<td>70</td>
<td>6.64</td>
<td>9.48</td>
<td>9.39</td>
<td>20.70</td>
<td>7.01</td>
<td>10.00</td>
<td>8.98</td>
<td>23.00</td>
</tr>
<tr>
<td>80</td>
<td>6.05</td>
<td>7.76</td>
<td>7.71</td>
<td>18.71</td>
<td>6.41</td>
<td>8.09</td>
<td>7.98</td>
<td>20.36</td>
</tr>
<tr>
<td>MSE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>4004.64</td>
<td>261.58</td>
<td>200.88</td>
<td>55.45</td>
<td>3712.21</td>
<td>147.97</td>
<td>37.60</td>
<td>23.90</td>
</tr>
<tr>
<td>50</td>
<td>10144.9</td>
<td>2505.75</td>
<td>917.02</td>
<td>243.44</td>
<td>9384.84</td>
<td>2141.33</td>
<td>516.86</td>
<td>122.52</td>
</tr>
<tr>
<td>70</td>
<td>14171.0</td>
<td>7470.18</td>
<td>7471.20</td>
<td>531.34</td>
<td>12919.5</td>
<td>6472.77</td>
<td>6679.1</td>
<td>315.07</td>
</tr>
<tr>
<td>80</td>
<td>16286.2</td>
<td>11324.6</td>
<td>10996.00</td>
<td>833.01</td>
<td>14802</td>
<td>10046.6</td>
<td>10346</td>
<td>548.25</td>
</tr>
<tr>
<td>NAE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>0.214</td>
<td>0.0149</td>
<td>0.027</td>
<td>0.012</td>
<td>0.204</td>
<td>0.035</td>
<td>0.025</td>
<td>0.009</td>
</tr>
<tr>
<td>50</td>
<td>0.539</td>
<td>0.171</td>
<td>0.084</td>
<td>0.038</td>
<td>0.512</td>
<td>0.148</td>
<td>0.097</td>
<td>0.031</td>
</tr>
<tr>
<td>70</td>
<td>0.755</td>
<td>0.421</td>
<td>0.411</td>
<td>0.072</td>
<td>0.719</td>
<td>0.396</td>
<td>0.511</td>
<td>0.061</td>
</tr>
<tr>
<td>80</td>
<td>0.858</td>
<td>0.611</td>
<td>0.618</td>
<td>0.095</td>
<td>0.821</td>
<td>0.576</td>
<td>0.757</td>
<td>0.091</td>
</tr>
<tr>
<td>NCC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>0.965</td>
<td>0.987</td>
<td>0.988</td>
<td>0.977</td>
<td>0.974</td>
<td>0.993</td>
<td>0.991</td>
<td>0.998</td>
</tr>
<tr>
<td>50</td>
<td>0.924</td>
<td>0.968</td>
<td>0.975</td>
<td>0.991</td>
<td>0.943</td>
<td>0.974</td>
<td>0.977</td>
<td>0.995</td>
</tr>
<tr>
<td>70</td>
<td>0.886</td>
<td>0.921</td>
<td>0.921</td>
<td>0.986</td>
<td>0.926</td>
<td>0.950</td>
<td>0.996</td>
<td>0.989</td>
</tr>
<tr>
<td>80</td>
<td>0.872</td>
<td>0.895</td>
<td>0.907</td>
<td>0.975</td>
<td>0.920</td>
<td>0.935</td>
<td>0.999</td>
<td>0.990</td>
</tr>
</tbody>
</table>

IV. VLSI IMPLEMENTATION

Fig. 2 shows the block diagram of VLSI architecture for impulse noise detection algorithm. The architecture comprises of six main blocks: odd line buffers, even line buffers, register bank, sorter, threshold block and mean filter.

A. Line Buffer

The proposed algorithm implements a mask of size 3×3, thus requiring three scanning lines for the process. When current pixel is being processed, three pixels from each row will be desired to carry out the denoising process. By means of four cross-over multiplexers (Fig. 2) and two line buffers, three scanning lines are achieved. The pixels at odd and even rows are stored in Line Buffer-odd and Line Buffer-even, respectively. In the line buffer, a dual-port SRAM is used for read/write operation to lessen the cost and power consumed.

B. Register Bank

The Register Bank (RB) includes 12 registers—Reg0 to Reg11, which stores the 3×3 pixel values of the current mask. Fig. 3 illustrates the arrangement of RB in which each 3 registers are connected in series to
provide three pixel values of a row in mask and Reg4 keeps the luminance value of the current pixel to be denoised.

The luminance value from the input device enters the RB and immediately the denoising process starts. The twelve pixel values are stored in RB and then made use by consequent extreme data detectors and noise filters for denoising. After the denoising is complete, the reconstructed pixel values produced by the arbiter are fed to the line buffer. Suppose if we denoise row2 and all four selection signals are set to 0, the values of row1 and row2 will be stored in Line Buffer-odd and Line Buffer-even, respectively.

![Fig. 3. Structural design of register bank.](image)

C. **Sorter block**

The sorter block which arranges the orthogonal directional patterns is depicted in Fig. 4.

![Fig. 4. Internal view of sorter block.](image)

D. **Threshold block**

The threshold block as shown in Fig. 5 sets a threshold value $T_s$. For the pixel input values greater than the threshold $T_s$, the comparator output will be logic 1 and vice-versa. In our design, to obtain a value from one line buffer and load it into RB, a single clock cycle is enough and for the denoising process, the mean filter requires two clock cycles. The upper multiplexer outputs the pixel generated by comparator when it is noise-free and the other multiplexer forwards the noisy pixel to the mean filter for further processing.

E. **The Mean filter**

Fig. 6 shows the design of the mean filter in which the $|ADD|$ unit finds the absolute sum of two inputs. The mapping module helps in locating the four optimal directions entirely consisting of noise-free pixels. The directional differences for the four directions are computed and the least value is decided by the DIV/9 unit.
The last block gives the filtered output, i.e. the mean of two pixel values.

**Fig. 5.** Architecture of threshold block.

**Fig. 6.** Architecture of mean filter.

**F. Local binary converter**

The noisy image is divided into several regions from which the LBP feature distributions are extracted and concatenated into an enhanced feature vector to be used as an image feature descriptor. The source noisy image and its LBP feature extraction are shown in Fig. 7.

The Local binary conversion process includes various steps. First, a sub-image is formed from the source image. Then, the pixel values of the sub-image are extracted as shown in Fig. 7. A center pixel is chosen and each surrounding pixel is compared with the centre pixel value. If it is greater than the center value, it is replaced with ‘1’, if found to be less, then it is replaced with ‘0’. The values of the surrounding pixels, thus found, are arranged in clockwise direction and its decimal value is found and replaced with the centre pixel value and so on.
G. Multimodal Filter

The multimodal filter has been employed for the process of removing the errors present in the denoised image. The filter operates in two modes depending on the intensity level of the boundary pixel. The modes are: DC offset mode and Default mode. If the boundary is in very smooth region with blocking artifact, then DC offset mode is selected, else default mode will be selected.

// THD1=2
// THD2=6

eq_{cnt} = \phi(v_0 - v_1) + \phi(v_1 - v_2) + \phi(v_2 - v_3) + \phi(v_3 - v_4) + \phi(v_4 - v_5) + \phi(v_5 - v_6) + \\
\phi(v_6 - v_7) + \phi(v_7 - v_8) + \phi(v_8 - v_9) 

(5)

where, \( \phi(\delta) = 1 \) if \( |\delta| \leq \text{THD}_1 \) and 0, otherwise.

If \( \text{eq}_{cnt} \geq \text{THD}_2 \), DC offset mode is selected and applied, else Default mode is selected and applied.

Default Mode:

\[ V_4' = V_4 - d \]  

(6)

\[ V_5' = V_5 + d \]  

(7)

where, \( d = \text{CLIP}(5, (S'_{3,0} - S_{3,0}) + 8, (V_4 - V_5) + 2) \delta(\delta_{3,0} < \text{QNT}) \)

\[ S'_{3,0} = \text{SIGN}(S_{3,0}) \text{MIN}(S_{3,0}, |S_{3,1}|, |S_{3,2}|) \text{CLIP}(x, p, q) \] clips \( x \) to a value between \( p \) and \( q \); QNT represents the Quantization Parameter; and \( \delta(\text{condition}) = 1 \) if the condition is true and ‘0’ otherwise.

DC offset mode:

Four pixels each are taken (right and left) from the boundary or edge region. Let the pixels be \( V_1, V_2, V_3, V_4, V_5, V_6, V_7, V_8 \). Next, the maximum value among these 8 pixels is noted as MAX and the minimum
value is noted as MIN. The absolute difference between MAX and MIN is calculated and compared with the Quantization Parameter (QNT)

Based on the comparison result, the new artifact removed pixels are found as, V11, V21, V31, V41, V51, V61, V71, V81. Finally, the old pixels V1, V2, V3, V4, V5, V6, V7, V8 are replaced with the new pixels V11, V21, V31, V41, V51, V61, V71, V81.

\[ MAX = \max(V_1, V_2, V_3, V_4, V_5, V_6, V_7, V_8) \]  \hspace{1cm} (8)

\[ MIN = \min(V_1, V_2, V_3, V_4, V_5, V_6, V_7, V_8) \]  \hspace{1cm} (9)

\[ if(|MAX - MIN| < 2 \times \text{QNT}), then \]

\[ V_n = \sum_{k=4}^{4} b_k \cdot p_{n+k}, 1 \leq n \leq 8 \]  \hspace{1cm} (10)

\[ P_m = \left\{ \begin{array}{ll}
\left\{ v_{1} - v_{0} < \text{QNT} \right\} & \text{if } \left\{ v_{1} - v_{0} < \text{QNT} \right\} \leq 1, \text{if } 1 \leq m \leq 8 \\
\left\{ v_{8} - v_{9} < \text{QNT} \right\} & \text{if } \left\{ v_{8} - v_{9} < \text{QNT} \right\} > 8
\end{array} \right\} \]  \hspace{1cm} (11)

and \( \{ b_k : -4 \leq k \leq 4 \} = \{1,1,2,3,2,2,1,1\} + 16 \) \hspace{1cm} (12)

V. RESULTS AND DISCUSSION

A. Evaluation details of hardware architecture

The proposed Optimal detector noise filtering algorithm and its hardware architecture system is designed and tested on various version of FPGA family device against their hardware utilization and latency, tabulated in Tables I, II and III, and also graphically plotted in Fig. 9 and Fig. 10. The proposed work results shows that the system incorporated with its hardware architecture leads to lower hardware consumption. The proposed denoising architecture is implemented in 90nm CMOS technology. The post layout results of the proposed denoising architecture are summarized in Table IV, and the chip layout is shown in Fig. 8. The slice utilization is about 345 in virtex 5 FPGA family.

**TABLE II.**

Performance estimation of hardware utilization in XC5VLX30 VIRTEX 5 device.

<table>
<thead>
<tr>
<th>Hardware Utilization Parameters</th>
<th>Utilizations</th>
</tr>
</thead>
<tbody>
<tr>
<td>Adders/Subtractors</td>
<td>68</td>
</tr>
<tr>
<td>Latches</td>
<td>21</td>
</tr>
<tr>
<td>Comparators</td>
<td>60</td>
</tr>
<tr>
<td>IO Buffers</td>
<td>954</td>
</tr>
<tr>
<td>Logic Cells</td>
<td>345</td>
</tr>
<tr>
<td>Latency</td>
<td>12.265ns</td>
</tr>
</tbody>
</table>
Fig. 8. Simulation results of proposed technique. (a) RTL schematic view, (b) Technology schematic view, and (c) Chip layout of proposed.

TABLE III
Comparison of latency on FPGA family.

<table>
<thead>
<tr>
<th>FPGA Family</th>
<th>Device Specifications</th>
<th>Latency(ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Spartan 3E</td>
<td>XC3S1600E</td>
<td>9.905</td>
</tr>
<tr>
<td>Virtex 2</td>
<td>XC2V40</td>
<td>10.371</td>
</tr>
<tr>
<td>Virtex 4</td>
<td>XC4VLX15</td>
<td>6.32</td>
</tr>
<tr>
<td>Virtex 5</td>
<td>XC5VLX30</td>
<td>4.518</td>
</tr>
<tr>
<td>Virtex E</td>
<td>XCV50E</td>
<td>12.265</td>
</tr>
</tbody>
</table>

TABLE IV
Performance comparison in terms of hardware utilizations

<table>
<thead>
<tr>
<th>Methodology</th>
<th>Logic cells Utilizations</th>
</tr>
</thead>
<tbody>
<tr>
<td>Proposed Method</td>
<td>345</td>
</tr>
<tr>
<td>RSEP[1]</td>
<td>709</td>
</tr>
<tr>
<td>NAVF[2]</td>
<td>2670</td>
</tr>
<tr>
<td>DTBMD[3]</td>
<td>1709</td>
</tr>
</tbody>
</table>

Fig. 9. Graphical plot for comparison of Latency of various FPGA devices.
VI. Conclusions

In this paper, an optimal detector noise filtering algorithm and its efficient hardware architecture is proposed which detects and removes the high density impulse noise from the noise affected images. The quality analysis of the algorithm is employed with SMF, PSMF and ODNF in terms of PSNR, MSE, NAE, and NCC. The experimental results show that the proposed algorithm outperforms the conventional denoising algorithms. At the same time, proposed hardware architecture is simple and consumes minimum hardware utilities. The design is implemented with low hardware cost and is suitable for real-time applications. The proposed hardware architecture is tested on various FPGA hardware devices and examined to have less hardware utilization.

References