e-ISSN : 0975-4024 p-ISSN : 2319-8613   
CODEN : IJETIY    

International Journal of Engineering and Technology

Home
IJET Topics
Call for Papers 2021
Author Guidelines
Special Issue
Current Issue
Articles in Press
Archives
Editorial Board
Reviewer List
Publication Ethics and Malpractice statement
Authors Publication Ethics
Policy of screening for plagiarism
Open Access Statement
Terms and Conditions
Contact Us

ABSTRACT

ISSN: 0975-4024

Title : Implementation of SAD Architecture for Motion Estimation in H.264/AVC
Authors : R.Mohamed Niyas, M.Guru, P.Jayakrishnan
Keywords : Hardware Description Language (HDL), Sum of Absolute Difference (SAD), Advanced Video Coding (AVC).
Issue Date : Apr-May 2013
Abstract :
The last decade has seen a quiet uprising in digital video technology. The digital videos are been used in television, broadcasting, Internet and also in mobile phones. The uprising issues use H.264/AVC formats in video compression techniques. The SAD operation can be divided into two stages, viz. absolute and sum stage. Pipelining method is implemented as it is used in low power applications like mobile devices. For checking the functionality, HDL verification is done by using ModelSim Simulator. This paper represents the idea of yielding a faster outcome than real-time Full-Search (FS) in Motion Estimation (ME) for the main profile/main level of the H.264 standard. In order to generate the outcomes, we use TSMC 45 nm standard-cells library by using Cadence RTL Compiler tool and the obtained frequency of about 176.05 MHz.
Page(s) : 1726-1730
ISSN : 0975-4024
Source : Vol. 5, No.2