e-ISSN : 0975-4024 p-ISSN : 2319-8613   
CODEN : IJETIY    

International Journal of Engineering and Technology

Home
IJET Topics
Call for Papers 2021
Author Guidelines
Special Issue
Current Issue
Articles in Press
Archives
Editorial Board
Reviewer List
Publication Ethics and Malpractice statement
Authors Publication Ethics
Policy of screening for plagiarism
Open Access Statement
Terms and Conditions
Contact Us

ABSTRACT

ISSN: 0975-4024

Title : FPGA IMPLEMENTATION OF HIGH SPEED AND LOW POWER VITERBI ENCODER AND DECODER
Authors : M.GAYATHRI, D.MURALIDHARAN
Keywords : Viterbi decoder, viterbi encoder, TCM.
Issue Date : Apr-May 2013
Abstract :
Implementation of the viterbi decoder in the FPGA plays a dominant role for power and high speed mechanisms. The viterbi decoder is the most efficient decoder. It is commonly used in a wide range of communication and data storage applications. It uses trellis coded modulation (TCM) technique to find the trellis path in the circuit. Here, pre-computation techniques have been adopted for the trellis coded modulation. The main aim of this project is to integrate more number of SOC. The general solution for achieving high speed and low power has been tested with viterbi encoder and decoder and the results are implemented using Xilinx ISim synthesis tool. Implementation results shows that the adapted mechanism plays a dominant role in today’s communication system.
Page(s) : 1315-1320
ISSN : 0975-4024
Source : Vol. 5, No.2