e-ISSN : 0975-4024 p-ISSN : 2319-8613   
CODEN : IJETIY    

International Journal of Engineering and Technology

Home
IJET Topics
Call for Papers 2021
Author Guidelines
Special Issue
Current Issue
Articles in Press
Archives
Editorial Board
Reviewer List
Publication Ethics and Malpractice statement
Authors Publication Ethics
Policy of screening for plagiarism
Open Access Statement
Terms and Conditions
Contact Us

ABSTRACT

ISSN: 0975-4024

Title : IMPLEMENTATION OF MINUTIAE EXTRACTION USING VERILOG HDL
Authors : S.RAVIKUMAR, R.MUTHAIAH
Keywords : Fingerprint recognition, Minutiae, Singularities, Bifurcation, Termination
Issue Date : Apr-May 2013
Abstract :
Recognition of image signifies the elementary learning of image information. Fingerprint is one of the far most Biometric identification technology used in various application. Designing the hardware for such application is very challenging. This paper focused on designing a modest VLSI architecture for extracting the minutiae components of fingerprint. The architecture is implemented in Verilog and targeted to 0.18 micron Cmos process technology. The design total value is about 1k gate count with the clock speed of 232 MHz. This paper results have shown that efficient hardware architecture.
Page(s) : 957-959
ISSN : 0975-4024
Source : Vol. 5, No.2